Abstract-Resistive switching memories [resistive RAM (RRAM)] are an attractive alternative to nonvolatile storage and nonconventional computing systems, but their behavior strongly depends on the cell features, driver circuit, and working conditions. In particular, the circuit temperature and writing voltage schemes become critical issues, determining resistive switching memories performance. These dependencies usually force a design time tradeoff among reliability, device endurance, and power consumption, thereby imposing nonflexible functioning schemes and limiting the system performance. In this paper, we present a writing architecture that ensures the correct operation no matter the working temperature and allows the dynamic load of application-oriented writing profiles. Thus, taking advantage of more efficient configurations, the system can be dynamically adapted to overcome RRAM intrinsic challenges. Several profiles are analyzed regarding power consumption, temperaturevariations protection, and operation speed, showing speedups near 700× compared with other published drivers.
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I. INTRODUCTION
M EMRISTOR-BASED memories, resistive RAM (RRAM), are one of the most promising alternatives to future storage and neuromorphic computing systems. Basically, these devices are characterized by their resistive switching capabilities under external stimuli. The resistive switching mechanism is generally based on the formation and disruption of a conductive filament (CF) across an insulator/semiconductor material, matching a low resistive state (LRS) and a high resistive state (HRS) .
However, as many emerging technologies, RRAM must solve several integration obstacles before being established as the next standard. Performance and reliability are two key factors that can determine the success of a novel technology over another. Process variations, crossbar design, and nonlinear selector devices inclusion are the most concerning issues that nowadays limit scope to resistive-switching technologies. To overcome the related design challenges, reliable [1] , [2] , fast [3] , and low-power [1] , [3] - [5] writing schemes have The authors are with the Technical University of Madrid -UPM, 28040 Madrid, Spain (e-mail: fgarcia@die.upm.es).
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Digital Object Identifier 10.1109/TVLSI.2016.2634083 been proposed. Although most efforts focus on device to device and cycle-to-cycle cell variations, temperature is also a critical issue to be addressed in order to ensure the correct behavior of RRAM circuits. The wide temperature ranges under which resistive switching devices operate constrict the memories trustworthiness. The local (memristor internal) temperature plays a key role in the resistive switching mechanisms [6] - [9] . The CF that grows/dissolves within the memristor is affected by its temperature. Together with the consumed power, the circuit working temperature describes the dynamics of the CF heating processes [10] . Consequently, characteristics such as switching speed [11] and data-retention ability [12] highly depend on the system working temperature. To the end of our knowledge, until [11] , no driver had dealt with temperature caused problems. However, not only does the writing scheme and working conditions affect reliability, but also does the device endurance strongly depend on the writing voltage characteristics [13] , [14] . The use of a scheme able to guarantee the memory block operations does not ensure an optimal endurance for the devices and may cut back the useful lifetime. As presented in [15] - [17] , depending on the application, reliable, power saving, or faster profiles may be used. Therefore, usually a tradeoff between these characteristics is fixed at design time [18] .
Resistive-switching-based applications cover a wide range of scenarios. From nonvolatile memories to reconfigurable devices, parallel datapaths to neural networks, and approximated computing processors, memristive devices will be required to work under varying conditions. If the working conditions vary-temperature range, computation load, and so on-the target application may benefit from a different and dynamically loaded profile. For example, aerospace circuits working at different altitudes experience environmental temperature changes. In such environments, RRAM data retention characteristics could improve by dynamically adapting the used writing amplitudes. The same principle could be applied to control the memory block endurance before employing drastic system-level solutions relying on replicated hardware [19] . Taking advantage of a more suitable writing amplitude, related to a different HRS/LRS ratio [17] , the memory lifetime would improve.
To address these issues, in this paper, we present a writing driver adaptable to the memory working conditions that can dynamically load different writing profiles. We improve the driver presented in [11] , supplying it with the additional hardware that allows achieving correct operations no matter the working temperature, while focusing on performance, data retention, endurance, and power consumption goals.
The circuit temperature catalyzes the switching mechanisms that define the device state. For low temperatures, higher voltages and larger pulses (involving more power consumption) are required. Otherwise, using standard writing schemes would result in writing failures. Therefore, for critical applications working at temperatures as low as 200 K, we must ensure the correctness of the operation. Similar to dynamic voltage scaling (DVS) and dynamic voltage frequency (DFS) techniques, the dynamic driver adapts the RRAM memory writing scheme behavior to flexible targets, opening a wide range of programming strategies [15] - [17] to be dynamically applied. Thus, the driver selects among a myriad of writing strategies improving the system performance, power consumption, reliability, data retention abilities, and HRS/LRS ratio durability, always considering the circuit working temperature as a critical parameter for the memory reliability.
The proposed architecture has been modularly designed, ensuring its compatibility with nowadays resistive switching architectures. Thus, the dynamic driver works for both 1-transistor-1-memristor (1T1R), 1-selector-1-memristor (1S1R), and 1-memristor (1R) configurations, built in standard 2-D or stacked 3-D architectures [20] , [21] .
In this paper, we first analyze the impact that the circuit working temperature has on resistive memories reliability. We present the relationships between voltage amplitudes, pulse lengths, and temperature, always guaranteeing the correct memory behavior. Using the model jointly developed by Stanford University, Arizona University, and Beijing University [22] , we will extract the writing requirements under which at a specific temperature, the memory is able to be correctly written. This model takes into account the parasitic capacitance/resistance that appears together with the resistive switching structure.
In a second stage, we present the proposed driver, describing the hardware modules that allow using dynamic profiles and detailing how it guaranties the circuit reliability while working on a wide range of temperatures.
In order to enlighten the driver capabilities, different writing profiles are analyzed: 1) profile sets with dissimilar HRS/LRS ratio, providing different device endurance [15] - [17] ; 2) profile sets offering extra protection against temperature misreads that may be caused by unexpected changes in the die thermal flow or device-to-device thermal property variations. We bring into comparison their reliability capabilities and power consumption, and show the speedups this driver achieves compared with other literature schemes.
This paper is structured as follows. First, we introduce the memristor dependency on the temperature. Second, we address certain limitations that RRAM-based systems suffer. Third, the proposed driver is presented together with the novel dynamic profiles loading system. The full system implementation and related area cost are presented in Section V. Section VI presents the achieved speedups and power consumptions for 
II. RESISTIVE SWITCHING DEPENDENCE
ON TEMPERATURE This paper uses the well-known Verilog-A compact model of metal oxide RRAM developed by Stanford University and Beijing University [22] . This model has been validated through several oxide devices and covers most physical variables/mechanisms involved in the resistive switching process. More importantly, this model emulates the physical device dependence on temperature [22] , [23] . As seen in Fig. 1 , the device is composed of a CF, located between the top and bottom electrodes, and surrounded by the metal-insulatormetal area. The device state will be between the low-resistance state (LRS) and the high-resistance state (HRS), depending on whether the CF is formed or dissolved. The transitions from the HRS to LRS and the LRS to HRS are called SET and RESET, respectively. The used compact model describes the device using a conductive cylinder of variable height and width to emulate the CF dynamics.
The CF evolution is defined by the generation/ recombination of oxygen vacancies and oxygen ions at the edge of the CF. For the SET operation, this model considers that the CF first grows in height until it reaches the opposite electrode and then widens the cylinder base. Translated into the section scheme in Fig. 1 , first the gap x is reduced and then the width w would reach its maximum. On the other hand, the RESET process is modeled using x gap alone: the application of a negative voltage will result in CF dissolution and therefore in the increment of x until its maximum.
Both the applied voltage and CF temperature play key roles in CF dynamics [6] - [9] , catalyzing the involved processes. A thorough study revealing the significant role of the circuit working temperature and therefore the initial temperature of RRAM electrodes can be found in [24] . Being a h , b i , c j , and d k constants, the speed of the CF evolution during the SET is determined by the following equations: Operations where the CF did not achieve the desired geometry within the maximum considered −1.2 μs, therefore requiring wider pulses, are plotted in red.
while the RESET process speed is defined by
On the other hand, the current flowing through the device heats the CF. Naming R th as the CF equivalent thermal resistance, the CF thermal behavior is modeled by the Joule heating equation
where T 0 refers to the circuit working temperature. The complex nonlinear relation between the device state and the circuit operating temperature and applied voltage is displayed in Fig. 2 . As can be noted, the boundary conditions imposed by T 0 greatly influence the device dynamics. Both SET and RESET operations have been simulated at each pair of voltage amplitude and circuit temperature. The graphs represent the writing time required to completely perform the corresponding operation. Voltage amplitude-temperature pairs at which the operation is not correctly achieved have been computed but omitted to improve the graph readability. In agreement with [24] , it can be concluded that, given a fixed operation length, to succeed in writing lower temperatures demand higher amplitudes. Therefore, most especially in aerospace applications where working at extremely low temperatures is a requirement, the traditional two-level amplitude scheme, one for SET and one for RESET, can no longer be applied.
III. OVERCOMING RRAM SYSTEM LIMITATIONS
The required writing parameters map extracted from the analysis presented in the previous section determines different parameter combinations that would lead to correct writing operations. If we wish to preserve the system performance using a fixed writing pulse length t op , larger amplitudes are required for lower temperatures. From Fig. 2 , we could extract the minimum voltage amplitude, V abs , able to achieve a correct writing operation within t op for all working temperatures within the considered range. Should there not be any nondesirable counter effects [25] , the voltage amplitude V abs could be employed satisfying the writing requirements in the whole temperature range. However, using V abs as the writing amplitude no matter the circuit temperature would raise two major disadvantages: not only would the power consumption be increased but also the use of an amplitude larger than the required would lead to behavioral problems. This section gathers some of these concerning issues, all related to the RRAM device intrinsic nature.
A. Spurious Writing in NonSelected Cells and Leakage
Memory blocks based on 1R cells come with the advantage of not requiring any additional internal device to select the desired cell. However, given the voltage-current device behavior, applying the selection voltages to the chosen row and column lines would also apply a voltage difference in the cells located in these specific rows and columns, modifying their stored values. Consequently, voltages higher than the required aggravate spurious writings and may trigger the selector threshold. The widely used V w /2 and V w /3 writing schemes [4] , [5] , [21] , [26] suffer from this spurious selection and expose cells to possible nondesired state alterations [22] . At the same time, this partial selection produces a leakage phenomenon that should be addressed [27] , [28] . More indepth information about how this stress affects data retention can be found in [12] , [29] , and [30] .
To solve this issue, design solutions have been proposed by the addition of different elements to the 1R cell scheme. A first solution introduces a transistor within the cell, building up 1T1R cells. 1T1R-based schemes, as shown in [31] and [32] , introduce an additional path to access the transistor gate at each RRAM cell. In exchange of the additional logic, the design avoids accessing nontarget cells, improving reliability. The inconvenient area increase coming with the additional CMOS transistor together with the supplementary selection line has lead to the investigation of alternative crossbar morphologies.
Most recent efforts focus on the implementation of 1S1R cells, with the novelty of introducing an extremely nonlinear device inside the cell, acting as a selector [33] , [34] . Equivalent to two in series diodes, these innovative cells are intended to provide a customizable voltage threshold starting from which the cell would be selected.
B. Lifetime Reduction
The second nondesired effect, derived from the use of larger voltages, is thoroughly described in [13] . There, the device endurance (the number of consecutive SET -RESET operations that a single device supports with no HRS/LRS ratio serious degradation) is studied and modeled. The results indicate that operation voltage amplitudes and therefore switching speed have a huge impact in the device degradation. The use of higher amplitudes would then reduce the RRAM lifetime. In a similar way, [35] relates endurance capabilities and the operation duty cycle and therefore the applied energy. In [36] , a different cycle-stress degradation model states the relation between HRS stress current and device degradation.
Similar conclusions can be found in [14] and [20] , relating excessive operation voltage amplitudes with endurance reduction.
Regarding 1T1R cells, the study accomplished in [15] - [17] indicated how different configurations of word line, bit line and source line voltages greatly affect the devices lifetime.
A myriad of studies have focused on accurately describing, modeling, and palliating RRAM degradation. Thus, this stresscaused lifetime reduction has raised as one of the most concerning issues to be addressed before RRAM technologies get solidly established. Alternative schemes like [2] improve oxide device endurance. The work in [19] evaluates the impact of RRAM read/write endurance on system failure and even proposes reconfiguration approaches in which damaged resistive cells would be substituted by healthy ones. Even though this novel approach extends the system life time, it multiplies the consumed area.
C. Tradeoffs Among Latency, Endurance, Power Consumption, and Data Retention
Not only does the applied writing voltage influence endurance, but also write schemes that focus on data retention under stress conditions may result in a faster device degradation, shortening their lifetime and imposing a hard tradeoff [21] , [37] . The solid conclusions presented in [15] - [17] enlighten the explicit tradeoffs among HRS/LRS ratio, operation latency, device endurance, power consumption, and data retention. Several writing configurations are proposed, emphasizing toward a specific application target.
D. Proposed Solution
When using RRAM based systems, two major issues regarding writing amplitudes and working temperature need to be addressed. First, higher voltages are needed to ensure the correct writing of memory blocks working at low temperatures. Second, the use of amplitudes larger than required would lead to functional errors, endurance, and leakage problems.
We present an improved driver based on [11] to provide the most suitable writing amplitude depending on the working scenario and the application strategy. We propose a dynamic writing scheme that, similar to DVS and DFS techniques, adapts the resistive switching blocks behavior to the circuit working temperature and application requirements. Consequently, our proposed solution increases the system adaptability and released the circuit designer from the hard tradeoffs early imposed by a rigid single amplitude driver.
IV. DYNAMIC PROFILE THERMALLY ADAPTIVE WRITE ARCHITECTURE
The modular architecture of the proposed writing driver is represented in Fig. 3 . The basic structure presented in [11] is improved, revising the maintained modules and introducing new ones required by new functionalities. Four main modules compose the driver: 1) S temperature sensors surrounding the memory blocks; 2) a light communication network [38] ; 3) the profile and temperature handler core (PTHC); 4) the different voltage references system. As described in 3-D and 2-D diagrams, the interconnection and distribution of surrounding sensors, submodules, and light network guarantees design compatibility with both 1T1R and 1R/1S1R memory blocks: CMOS temperature sensors are placed next to the standard read and write access circuitry, close to the resistive memories. Low-power CMOS temperature sensors present in [39] or ad hoc sensor solutions can be interconnected using a light network [38] . This network scheme serves for calibration, sensing, and transmission of any thermal information to the PTHC. Additionally, thanks to its time multiplexing scheme, this network could also drive supplementary information, such as device aging [38] , providing valuable intelligence to be used for the dynamic profile selection by the PTHC.
Using the proposed driver, all temperature-caused errors are fully mitigated, achieving the correct writing of the Main core architecture interfacing complementary modules: the different voltage references system and the optional variation aware module [1] , [40] . desired value. During this operation, a specific voltage amplitude is dynamically selected, ensuring that the writing process uses the most suitable voltage to accomplish the process regarding the loaded profile target.
A. Optimal Voltage Amplitude Selection
The writing operation starts by loading a temperaturevoltage amplitude profile in the PTHC, targeting for a previously defined configuration (endurance, data retention, power consumption, etc.).
When a write operation starts, first, the PTHC decides whether a new temperature sensing should be performed or it relies on a previous measure. If a new temperature shall be acquired, a set of S different temperature measures are taken by the sensors surrounding the memory. These measurements are driven to the main core where the target RRAM cell temperature is computed. The required voltage amplitude is selected based on this temperature among a discrete set of values, and once driven to the selected cell, the writing operation takes place.
B. Profile-Temperature Handler Core
The PTHC, represented by Fig. 4 , is in charge of the remaining operations.
First, the sampling control module manages whether or not a new sensing should take place. Based on the expected heat flow H max , a sampling frequency f s defines the error estimation [41] sampling = H max f s .
Usually, given the large inertia the temperature flow has, a low frequency is enough to correctly sense the memory temperature changes, barely affecting consumption and system performance. The sampling control module hardware implementation controls f s relying on a simple configurable endcount counter. If a new temperature measurement is commanded, the PTHC first demultiplexes the time-multiplexed thermal information broadcasted by the network and reconstructs the temperature sensed by each one of the S sensors.
Using these temperature reads and the cell location, the temperature computation module computes the cell temperature. This temperature value is stored in the computed temperature buffer to be used until-commanded by sampling control module-its value is overridden. This temperature value decodes the suitable writing voltage amplitude index stored in the lookup table (LUT). Finally, this voltage index selects the desired amplitude, wired from the different voltage references system to the row/column drivers, achieving the satisfactory writing of the desired value in the target cell.
C. Dynamic Profiles
In [11] , a new methodology for the calibration of physical devices is presented together with an algorithm for the selection of optimum voltage amplitudes regarding thermal variation protection and power consumption.
As introduced in Section III, those voltages can be specified not only to ensure a correct operation no matter the working temperature but also to optimize different memory characteristics: device endurance, data retention, thermal variation extra protection, power consumption, and a solid HRS/LRS ratio. Different writing profiles suit different applications. Depending on the application orientation, a distinct profile would be desirable to match a particular target. Our proposal allows one to dynamically change those oriented profiles, optimizing the memory behavior for a given desired application target and/or environment characteristics.
The profile writing module subcircuit shown in Fig. 4 provides this functionality by safely replacing the values stored in the temperature-voltage amplitude LUT for those related with the new profile to be loaded.
1) Profile Writing Process:
The proposed scheme adds the hardware needed for the reconfiguration of the LUT locating the temperature-voltage decoding information. The profile writing module handles the process as detailed in Fig. 5 . To avoid possible writing problems, after the chip selector (pwm_CS) signal enables the profile writing module, the resistive memory block is momentarily set to read-only mode. When the reconfigure signal pwm_r is activated, the new temperature-voltage decoding codes are in-series stored within the LUT. At the end of the process, and after pwm_r signal is deactivated, the resistive memory block is restored to write/read mode and the updated profile can be used. 
D. Different Voltage References System
The different voltage references system provides the required U discrete stable voltage amplitudes. To guarantee the stability of these signals, a bandgap voltage reference module has been used. Fig. 6 describes the implemented system. Instead of using U bandgap modules to provide U different outputs, we employed a single bandgap that stabilizes the voltage V_BG, followed by a CMOS voltage divider that generates the remaining amplitudes. This approach reduces the consumed area to near 1/U of the full version. Additionally, due to the n-transistor proximity, using the CMOS voltage divider, we reduce process variation effects. At design stage, by tunning R_eqX and C_eq1 equivalent resistors and capacitors, the bandgap robustness against Process, Voltage and Temperature (PVT) can be optimized [42] .
E. Optional Modules
Variability in RRAMs is one of the most concerning issues to be solved in memristive applications. Both device-to-device and cycle-to-cycle fluctuations can compromise the system reliability. To fight against variability caused problems, systems like [1] , [3] , and [40] provide variability protection during write operations.
The modular design of the proposed driver allows embedding these kinds of solutions. Fig. 4 shows how the writing voltage leaving the temperature handler core would be controlled by the variation-aware module. Using the reference i_ref and feedback i_sensed currents, the variation aware module controls the operation state and handles the writing voltage accordingly.
V. FULL SYSTEM IMPLEMENTATION
Together with profile writing module, the study of the hardware sizing and insights are thoroughly described.
To study the hardware sizing and area cost related to the proposed driver, different implementations have been built using the commercial 40-nm CMOS technology. 
A. Profile and Temperature Handler Core 1) LUT Implementation:
The area overhead introduced by the PTHC is mostly dominated by both the LUT's and combinational hardware contributions. Different systems with dissimilar temperature resolutions have been designed and simulated. We extracted from these results that a temperature resolution of 2 • C is enough to mitigate all thermal-variationcaused writing errors. As the considered temperature range goes from 200 to 380 K, using 7 bits to decode the selected amplitude, a 128-word LUT with 4 bits per word was implemented. The use of a compact SRAM implementation requires only 14×63 μm 2 . Those memories whose RRAM cells having dependence on temperature require higher resolution could easily increase the LUT size: for 1°C and 0.5°C resolutions, the LUT area would increase by 2× and 4×, respectively.
2) Remaining Circuitry: The rest of the circuitry has been first described in HDL description language for its later synthesis using standard cells provided by the used 40-nm technology.
The functioning of the interconnection network [38] eases the scalability of the incorporated temperature sensors. As the information is time multiplexed in the transmission, and the temperature computations are performed and buffered over fixed registers, the area cost of increasing the number of sensors only increases the word length of some used registers. Thus, using 7 bits to encode the temperature, the cost of use S = 2 R sensors would be translated into a 7 + R + 1-register word length. Furthermore, as the temperature computation module requires a division during the temperature calculus, defining S as a power of two allows us to avoid a costly 1/S divider and use instead a simple register shifter, saving both power and area. The synthesized PTHC without its LUT consumes a total area of 36.63 × 30.18 μm 2 . Fig. 7 shows the full custom compact design-only 51.4 μm × 30.9 μm-of the used bandgap voltage reference [42] . As introduced in Section IV, due to the voltage divider regular design together with the n-transistor proximity, the voltage references system is hardened against process variations. For the experiments shown in next section, the following voltage levels supplied the different voltage references system: V_REG = 3.3 V, VSS_BG = 2.1 V, and VSS_DIV = 1 V. Using the above supply signals, all the required 17 voltage levels, from 2.6 V to 1 V, were correctly generated.
B. Different Voltage References System Implementation

VI. TEMPERATURE-AWARE RELIABLE ORIENTED PROFILE SIMULATION AND RESULTS
As introduced before, several works have thoroughly studied writing profiles focused on durability or power consumption. In this paper, we will analyze the power consumption and performance impacts of nine independent profiles, resulting from the combination of three distinct pairs of R ON -R OFF ratios and three different protection levels against temperature variation. Supposing each R ON -R OFF ratio has a characteristic durability [15] - [17] , the user gains the ability of dynamically selecting the desired hardening level against temperature variations while choosing a more suitable configuration regarding the power consumption/endurance tradeoff [15] - [17] . For each considered profile P i j , i refers to the HRS-LRS resistance pair and j refers to the level of protection against thermal variations.
Section II describes how the compact model emulates the device CF evolution using a CF characterized by both magnitudes x and w. Table I shows the different HRS-LRS resistance levels used in this experiment and their relationship with the individual combinations of the cylinder sizes.
We use the metrics s Pxy and r Pxy to measure the quality of the simulated operation. Using the computed sizes-x final , w final -of x and w CF magnitudes, and naming x Pxy and w Pxy as the CF sizes at which for a specific profile we consider the operation as correctly accomplished, the metrics can be defined as follows: 
In those operations where the s Pxy or r Pxy values are greater than zero, the writing has not been correctly accomplished, and therefore, a writing error arises. The s Pxy or r Pxy values near 100% mean that the writing operation has not been able to store the desired value.
As introduced in Section V, the sensors and the temperature evaluation scheme were sufficient to provide reliable temperature estimates and to mitigate all errors within the 2 • C resolution. However, embedded critical systems may require decreasing their working frequency and therefore the temperature sampling frequency, which would lead to an increment in the computed temperature error. Additionally, due to aging effects, the temperature sensor could increase its error. To address those scenarios, we consider profiles with additional protection against sensor malfunctioning errors or sudden and unexpected local temperature changes, which may cause errors not able to be mitigated. To that end, we define three distinct P X j profiles with a different protection level against temperature variations. Therefore, as shown in Table II , using P X j , the driver will mitigate all possible malfunctions caused by errors in the temperature estimation j .
Resistive switching speed is one of the concerns to be dealt with during design stages. In the following experiments, we fix the writing operation to have a maximum length of 1 μs. To obtain the optimal voltage amplitudes that guarantee the correct operation in each considered temperature, we followed a specific RRAM cell characterization methodology. First, we simulated the updated RRAM model (1R and 1T1R cell configurations) in the Cadence Spectre simulator, using a 40-nm commercial technology for CMOS components, sweeping both circuit temperature and writing amplitude parameters. Given the capabilities extracted from the commercial CMOS process design kit models, for 1T1R cells, we considered a temperature range starting at 220 K. With those results, we built 2-D arrays containing the resulting values of x and w CF magnitudes.
We filter, using the previously defined metrics s Pxy and r Pxy , the circuit temperature-voltage amplitude pairs at which the writing operation is not correctly performed. Finally, we obtained the optimum temperature-voltage value matrices M i j related to each profile P i j after applying the voltage selector algorithm [11] .
A. Required Voltages and Power Consumption Results
Tables I and II gather the characteristics of each one of the nine characterized profiles. Fig. 8 summarizes the required voltages and consumed energies per operation for both 1R and 1T1R cells depending on the configurable profile used by the driver. Higher HRS/LRS ratio profiles, related to data retention oriented strategies, use larger amplitudes and therefore consume more power than the lower HRS/LRS ones and usually higher device endurance profiles [17] .
As expected, lower temperatures require higher voltages and energies. It can be observed how in 1T1R schemes the in-series transistor modulates the current through the memristor while diminishes the effective applied voltage. This effect raises For SET processes, the use of discrete voltage amplitudes and pulse lengths creates an increment in power consumption, producing the sawtooth-like curves, which can be compared with the most energy efficient curve. All required voltages can be coded using 4 bits as the profiles consuming the larger number of different voltages, P 3× during the SET process in 1T1R cells, required only 11 levels. Therefore, the LUT area estimation described in Section V is enough to store all considered profiles. In the same way, the relation of the temperature-voltage amplitudes extracted from the initial study of Section II is presented for every simulated profile. For each profile, an almost decreasing linear staircase approximation can be used to model this voltage-temperature dependency. However, it must be remarked that as the simulated temperature gets closer to the CMOS process design kit limit, this approximation can no longer be used. As shown in the 1T1R cell SET process, lower temperatures exhibit an exponential shape.
B. Reliability and Speedup Results
Until [11] , drivers presented in the literature varied the SET /RESET processes duration to correctly achieve the desired operation in the presence of PVT variations using two distinct schemes. A first one enlarges/decreases the writing pulse until the operation is correctly accomplished [1] , [40] . A second scheme consecutively performs write-read operations until the device state is switched satisfactorily [43] , an approach that can be complemented with incremental amplitudes [2] . Both protection mechanisms dramatically reduce the system performance in the presence of high temperature variations. To correctly perform the switching at temperatures lower than the nominal (the temperature at which the driver is calibrated, usually 300 K), both first and second variable pulse length approaches would require larger operation lengths. The transient displayed in Fig. 9 compares a SET operation using the proposed approach and the traditional one. Fig. 10 . Operation error dependence on temperature. While the scheme using the proposed driver is able to correctly behave under low temperatures, the classic fixed-voltage amplitude driver produces operation errors.
We have computed the inaccuracy of using a scheme considering fixed voltage amplitudes, no matter the working temperature conditions, together with a maximum writing pulse of t op . In the same manner, we have simulated the time required to perform SET /RESET processes for each P i X dynamic profiles, comparing the operation speed when using both the proposed scheme and [40] . The first step in the procedure to simulate the writing approach [40] corresponds to the calibration of SET and RESET writing amplitudes. Using the fixed 1-μs pulse length, we calculated the minimum amplitudes that completely accomplish the desired operation, for each considered profile. Those amplitudes, captured in Table III , were used to compute the operation inaccuracy under fixed voltage pulse length and amplitudes, as well as the pulse length required to perform the device switching at each considered temperature, for the different profiles.
1) Fixed-Amplitude Scheme Error Results:
To characterize how inaccurate a fixed voltage amplitude scheme can behave working under a fixed writing time, we simulated both 1R and 1T 1R memories using 1 μs as the limiting operation length. Fig. 10 shows the errors obtained after applying the s Pxy and r Pxy metrics to the simulation results. It can be extracted that low temperatures produce a dramatic effect undermining the fixed-amplitude driver efficacy.
2) Speedup Results: We compare the minimum time required to correctly achieve a writing operation using a fixedvoltage amplitude scheme with variable pulse length against our fixed 1-μs dynamic amplitude driver. To this purpose, we computed the pulse length that satisfies both s Pxy and r Pxy metrics, ensuring 0% error at each considered temperature.
In our proposed architecture no matter the working temperature, our driver guarantees the system 1-μs operation, while [2] , [40] , and [43] would enlarge the operation length, or even repeat it until the cell achieves the desired state.
Given the cell dependence on the circuit working temperatures, for traditional drivers, we find two different temperature subranges divided by the room temperature at which the driver writing voltages have been set.
For temperatures over room temperature, in schemes like [40] , even though the device switching may occur earlier choking the cell voltage feeding, the writing operation timing would be guarded. Consequently, no timing difference would exist compared with our driver.
However, significant speedups-the ratio between required time using the cited literature approaches and our proposed one-appear at lower temperatures. As shown in Fig. 11 , speedups near 700× 1R and 70× 1T1R have been accomplished depending on the used profile, showing one the great advantages of using a variable amplitude scheme.
VII. CONCLUSION
Reliability, power consumption, and device durability are the most pressing issues to be addressed to reinforce RRAM as the leading technology of future storage and novel computing paradigms. In particular, the close relationship between writing process characteristics and RRAM features impose hard tradeoffs during the system design process. On the other hand, the circuit temperature strongly affects RRAM behavior, catalyzing the switching processes and, therefore, the memory block characteristics.
In [11] , we proposed an innovative adaptive writing architecture for RRAM memories, able to correct any behavioral error that may appear during writing process due to temperature variations. In this paper, we improve the driver introducing characteristics reconfiguration, allowing different writing approaches to be dynamically applied. Using the proposed solution and depending on the working scenario, less-power, more durable, or more reliability-oriented profiles can be employed. Therefore, more efficient and optimized configurations can be utilized in critical applications such as aerospace circuits, while being able to ensure the correct behavior in a wide range of temperatures.
Nine different profiles varying the cell HRS/LRS ratio and the level of protection against temperature sensing errors have been analyzed, characterizing their power consumption and required voltage amplitudes. Additionally, we have compared the proposed approach with other drivers able to handle RRAM thermally caused miss behaviors, obtaining notable writing operation speedups near 700× in certain working temperatures.
